








V33A	V33A
VIO(B)	VIO(B)
VCCINT_10	VCCINT_10
VMGTAVCC_10	VMGTAVCC_10
VMGTAVTT_12	VMGTAVTT_12
VCCAUX_18	VCCAUX_18
VDDR_ORG	VDDR_ORG
VCCOA	VCCOA
VCCOB	VCCOB
VMGTAVCCAUX_18	VMGTAVCCAUX_18
VCCXADC_18	VCCXADC_18
GND	GND

[POWER]









HUMAN DATA
OSAKA JAPAN
www.hdl.co.jp/en/(Global)
www.hdl.co.jp/(Japan)

KINTEX FBG484 FPGA Board

Date: 2014/10/15	15:04:37	File: XCM112A.sch	Sheet 1 of 4
------------------	----------	-------------------	--------------

V33A	V33A
VIO(B)	VIO(B)
VCCINT_10	VCCINT_10
VMGTAVTT_10	VMGTAVTT_10
VCCAVTT_12	VCCAVTT_12
VCCAVTT_18	VCCAVTT_18
VDDR_ORG	VDDR_ORG
VCCOA	VCCOA
VCCOB	VCCOB
VMGTAVTT_18	VMGTAVTT_18
VCCXADC_18	VCCXADC_18
GND	GND





XCM112R1-SCH-A.pdf

		KINTEX FBG484 FPGA Board	
Date: 2014/10/15 15:04:37	File: XCM112_Memory.sch	Sheet 3 of 4	

V33A	V33A
VIO(B)	VIO(B)
VCCINT_10	VCCINT_10
VMGTAVCC_10	VMGTAVCC_10
VMGTAVTT_12	VMGTAVTT_12
VCCAUX_18	VCCAUX_18
VDDR_ORG	VDDR_ORG
VCCOA	VCCOA
VCCOB	VCCOB
VMGTAVCCAUX_18	VMGTAVCCAUX_18
VCCXADC_18	VCCXADC_18
GND	GND

MGT_TXP0	MGT_TXP0
MGT_TXN0	MGT_TXN0
MGT_RXP0	MGT_RXP0
MGT_RXN0	MGT_RXN0
MGT_TXP1	MGT_TXP1
MGT_TXN1	MGT_TXN1
MGT_RXP1	MGT_RXP1
MGT_RXN1	MGT_RXN1



XCM112R1-SCH-A.pdf

		KINTEX FBG484 FPGA Board						
				DOC. No.	XCM-112			
Date:	2014/10/15	15:04:37	File:	XCM112_RocketIO.sch	Sheet	4	of	4