









V12	V33_A
V33_A	V33_B
V33_B	VRF0
VRF0	VRF1
VRF1	GND



OPTION 使用出来ません








	2009/06/22		
	HuMANDATA LTD. OSAKA JAPAN www.hdl.co.jp	Xilinx Spartan-3AN FGG484 FPGA board	
Date: 22-Jun-2009 11:56:29	File: XCM108A.sch	DOC. No. XCM-108	A4
		Sheet 1 of 2	

V12 V33_A V33_B VRF0 VRF1 GND



AWAKE AWAKE
IOA10_63 IOA10_63
IOB10_63 IOB10_63
VS0_2 VS10_2

CLKAP CLKAP
CLKAN CLKAN
CLKBP CLKBP
CLKBN CLKBN



HUMANDATA

HUMANDATA LTD.
OSAKA JAPAN
www.hdl.co.jp

Xilinx Spartan-3AN FGG484 FPGA board

DOC. No. **XCM-108** A4

Date: 22-Jun-2009 11:56:29 File: VP_IO.sch Sheet 2 of 2