






[xxx] is FPGA PIN NAME of 700/1400

FPGA I/O Connections:

FPGA	IO Pin	Signal
A1	GND	VCCAUX[VCCAUX]
A16	GND	VCCAUX[VCCAUX]
B1	GND	VCCAUX[VCCAUX]
B7	GND	VCCAUX[VCCAUX]
C14	GND	VCCAUX[VCCAUX]
E12	GND	VCCAUX[VCCAUX]
E5	GND	VCCAUX[VCCAUX]
E7	GND	VCCAUX[VCCAUX]
F6	GND	VCCAUX[VCCAUX]
F8	GND	VCCAUX[VCCAUX]
G10	GND	VCCAUX[VCCAUX]
G15	GND	VCCAUX[VCCAUX]
H8	GND	VCCAUX[VCCAUX]
J8	GND	VCCAUX[VCCAUX]
K2	GND	VCCAUX[VCCAUX]
K7	GND	VCCAUX[VCCAUX]
K9	GND	VCCAUX[VCCAUX]
L11	GND	VCCAUX[VCCAUX]
L15	GND	VCCAUX[VCCAUX]
M5	GND	VCCAUX[VCCAUX]
M12	GND	VCCAUX[VCCAUX]
P3	GND	VCCAUX[VCCAUX]
P14	GND	VCCAUX[VCCAUX]
R6	GND	VCCAUX[VCCAUX]
R10	GND	VCCAUX[VCCAUX]
T1	GND	VCCAUX[VCCAUX]
T16	GND	VCCAUX[VCCAUX]
GND		
	A1	VCCAUX[VCCAUX]
	A16	VCCAUX[VCCAUX]
	B1	VCCAUX[VCCAUX]
	B7	VCCAUX[VCCAUX]
	C14	VCCAUX[VCCAUX]
	E12	VCCAUX[VCCAUX]
	E5	VCCAUX[VCCAUX]
	E7	VCCAUX[VCCAUX]
	F6	VCCAUX[VCCAUX]
	F8	VCCAUX[VCCAUX]
	G10	VCCAUX[VCCAUX]
	G15	VCCAUX[VCCAUX]
	H8	VCCAUX[VCCAUX]
	J8	VCCAUX[VCCAUX]
	K2	VCCAUX[VCCAUX]
	K7	VCCAUX[VCCAUX]
	K9	VCCAUX[VCCAUX]
	L11	VCCAUX[VCCAUX]
	L15	VCCAUX[VCCAUX]
	M5	VCCAUX[VCCAUX]
	M12	VCCAUX[VCCAUX]
	P3	VCCAUX[VCCAUX]
	P14	VCCAUX[VCCAUX]
	R6	VCCAUX[VCCAUX]
	R10	VCCAUX[VCCAUX]
	T1	VCCAUX[VCCAUX]
	T16	VCCAUX[VCCAUX]

FPGA I/O Connections:

FPGA	IO Pin	Signal
X SUSPEND	R16	SUSPEND[SUSPEND]
X DONE	T15	DONE[DONE]
X PROG	A2	PROG_B[PROG_B]
X TDI	B1	TDI[TDI]
X TDO	B16	TDO[TDO]
X TCK	A15	TCK[TCK]
X TMS	B2	TMS[TMS]
GND		
	X SUSPEND	SUSPEND[SUSPEND]
	X DONE	DONE[DONE]
	X PROG	PROG_B[PROG_B]
	X TDI	TDI[TDI]
	X TDO	TDO[TDO]
	X TCK	TCK[TCK]
	X TMS	TMS[TMS]



XCM014A1.sch.pdf

HUMAN DATA



HuMANDATA LTD.
OSAKA JAPAN
www.hdl.co.jp/en/(Global)
www.hdl.co.jp/(Japan)

Xilinx Spartan-3A FTG256 FPGA board







DOC. No. XCM-014

A1


Date: 15-Jul-2009 17:01:08 File: XCM014A.sch Sheet 1 of 2



[xxx] is FPGA PIN NAME of 700/1400




VREFB : for 700 or higher device.
GND : for 400 or lower device.



FRAM使用時の注意

FRAM_A8	400使用時FPGAピン	J4
FRAM_A11	700/1400使用時FPGAピン	G4
FRAM_A8		E4
FRAM_A11		F4
FRAM_A12		G1
FRAM_A7		L1
FRAM_A1		N2



XC3S200AN-4FTG256C

HUMAN DATA LTD.
OSAKA JAPAN
www.hdl.co.jp/en/(Global)
www.hdl.co.jp/(Japan)

Xilinx Spartan-3A FTG256 FPGA board

DOC. No. XCM-014

A1

Date: 15-Jul-2009 17:01:08 File: IO.sch Sheet 2 of 2