

(*) NOTICE
CE30/CE40: User I/O
CE115 : Power

- M9 VCCINT /IO /B1
- K13 VCCINT /IO /DIFFIO T22n/B8
- K15 VCCINT /IO /DIFFIO T30p/B7
- L20 VCCINT /IO /DIFFIO R21n/B6
- W20 VCCINT /IO /DIFFIO R34n/B5
- U20 VCCINT /IO /DIFFIO R42n/B5
- W18 VCCINT /IO /DIFFIO B31n/B4
- W10 VCCINT /IO /DIFFIO B7n/B3
- V8 VCCINT /IO /B2
- V12 VCCINT /IO /DIFFIO L43p/B2
- V20 GND /IO /DIFFIO_R33n/B5
- WB GND /IO /B2

- IOA[0..63] MSSEL0
- MSSEL0 EXCLK_A3N
- XNCONFIG EXCLK_B1N
- CLK_B EXCLK_B1P

- IOB[0..63] MSSEL0
- MSSEL0 EXCLK_A3N
- XNCONFIG EXCLK_B1N
- CLK_B EXCLK_B1P

- IOC[0..83] MSSEL0
- MSSEL0 EXCLK_C2N
- EXCLK_C2P EXCLK_D4P
- CLK_B EXCLK_D4N

HUMAN DATA

HuMANDATA LTD.
 OSAKA JAPAN
 www.hdl.co.jp/en/(Global)
 www.hdl.co.jp/(Japan)

Altera Cyclone IV E F780 FPGA Board










DOC. No. ACM-205

Date: 17-Jun-2013 11:14:56

File: ACM205B.sch



Sheet 1 of 4

V12D	V12D
V12	V12
V25	V25
V33A	V33A
VIO(B)	VIO(B)
VIO(C)	VIO(C)
VIO(D)	VIO(D)
GND	GND
V18	V18





CLK_B	R15 47R	1	2	CLK1_B1	J1	FPGA_B	CLK1_DIFFCLK_0n/B1
IOA39	D2	IO DIFFIO_L2p_DQ1L/B1					
IOA38	D1	IO DIFFIO_L2n_DQ1L/B1					
IOA46	G8	IO DIFFIO_L3p_nRESET_DQ1L/B1					
IOA47	G5	IO DIFFIO_L3n_DQ1L/B1					
IOA41	E3	IO DIFFIO_L4p_DQS2L/CQ3L_CDPCLK0/B1					
IOA40	F3	IO DIFFIO_L4n_DQ1L/B1					
IOA43	G4	IO DIFFIO_L6p_DQ1L/B1					
IOA42	G3	IO DIFFIO_L6n_DQ1L/B1					
IOA37	H4	IO DIFFIO_L7p/B1					
IOA36	H3	IO DIFFIO_L7n/B1					
ULED3	F2	IO DIFFIO_L9p_DM1L/BWS#1L/B1					
ULED2	F1	IO DIFFIO_L9n_DQ1L/B1					
IOA35	J4	IO DIFFIO_L10p/B1					
IOA34	J3	IO DIFFIO_L10n_DQ1L/B1					
ULED1	G2	IO DIFFIO_L11p_DQ1L/B1					
ULED0	G1	IO DIFFIO_L11n/B1					
IOA33	K2	IO DIFFIO_L12n_DQ1L/B1					
IOA32	K1	IO DIFFIO_L12p_DQS0L/CQ1L_DPCLK0/B1					
FMWPh	K4	IO DIFFIO_L13p/B1					
FMCK	K3	IO DIFFIO_L13n/B1					
IOA51	L4	IO DIFFIO_L14n/B1					
IOA50	L3	IO DIFFIO_L14p/B1					
ASW2	M3	IO DIFFIO_L15p/B1					
IOA44	M6	IO DIFFIO_L15n/B1					
IOA45	J5	IO DIFFIO_L16p/B1					
IOA48	J7	IO DIFFIO_L16n/B1					
IOA49	K7	IO DIFFIO_L17p/B1					
D_RXD	L7	IO DIFFIO_L17n/B1					
D_TXD	L6	IO DIFFIO_L18p/B1					
FMHOLD	N3	IO DIFFIO_L18n/B1					
RST_V	M8	IO DIFFIO_L20n/B1					
TX_V	M7	IO DIFFIO_L21p/B1					
FMCS0	L1	IO DIFFIO_L22n_DQ1L/B1					
FMQ	M2	IO DIFFIO_L23p/B1					
FMD	M1	IO DIFFIO_L23n_DQ1L/B1					
PSW2	P2	IO DIFFIO_L24p/B1					
PSW3	P1	IO DIFFIO_L24n_DQ1L/B1					
X_CYC_NCSO	E2	IO DIFFIO_L8p_FLASH_nCE_nCSO/B1					
X_ASDO	F4	IO DIFFIO_L5n_DATA1_ASDO/B1					
XNSTATUS	M6	nSTATUS/B1					
XDCCLK	P3	DCLK/B1					
XDATA0	N7	nDATA0/B1					
XNCONFIG	P4	nCONFIG/B1					
XTDI	P7	TDI/B1					
XTCK	P5	TCK/B1					
XTMS	P8	TMS/B1					
XTDO	P9	TDO/B1					
X_CYC_CE	R8	nCE/B1					
ULED4	F5	IO DIFFIO_L5p_DQ1L/B1					
ULED7	N8	IO DIFFIO_L8n_DQ1L/B1					
ULED7	N8	IO/B1					
ULED6	H5	IO/B1					
ULED5	O2	IO DIFFIO_L1n_DQ1L/B1					
ULED5	O2	IO DIFFIO_L18n/B1					
IOA0	H7	IO_VREFB1N0/B1					
IOA1	H5	IO_VREFB1N1/B1					
IOA2	H3	IO_VREFB1N2/B1					
B1	H1	VCCIO1					
K5	K5	VCCIO1					
N1	N1	VCCIO1					
N5	N5	VCCIO1					
K8	K8	IO_DIFFIO_L18p/B1/VCCIO1 (*)					

CLK_B	R16 47R	1	2	CLK8_B7	A15	FPGA_B	CLK8_DIFFCLK_5n/B7
CLK_B	R17 47R	1	2	CLK9_B7	B15	FPGA_B	CLK9_DIFFCLK_5p/B7
P10	CLKOUT_A2P	D23	IO PLL2_CLKOUTp/B7				
P11	CLKOUT_A2N	G23	IO PLL2_CLKOUTn/B7				
IOA54	B26	IO DIFFIO_T61p/B7					
IOA55	D22	IO DIFFIO_T60n/B7					
IOA33	A26	IO DIFFIO_T60p/B7					
IOA12	A25	IO DIFFIO_T59n/B7					
IOA63	E21	IO DIFFIO_T59p_DQS0T/CQ1T_CDPCLK6/B7					
IOA62	F21	IO DIFFIO_T58n/B7					
IOA62	F21	IO DIFFIO_T58p/B7					
IOA10	A23	IO DIFFIO_T57p/B7					
IOA11	B23	IO DIFFIO_T56n/B7					
IOA11	B23	IO DIFFIO_T56p/B7					
IOA26	C22	IO DIFFIO_T55n_DQS7/B7					
IOA27	D21	IO DIFFIO_T54n_DQS7/B7					
IOA8	A22	IO DIFFIO_T54p_DQS7/B7					
IOA9	B22	IO DIFFIO_T53n_DQS7/B7					
IOA6	A21	IO DIFFIO_T53p_PADD0/B7					
IOA7	B21	IO DIFFIO_T52n_DQS7/B7					
IOA7	B21	IO DIFFIO_T52p_DQS7/B7					
IOA20	C18	IO DIFFIO_T51n_DQS7/B7					
IOA21	D18	IO DIFFIO_T50p_PADD1_DQS7/B7					
IOA24	C20	IO DIFFIO_T50n_PADD2/B7					
IOA25	D20	IO DIFFIO_T49n_DM5T/BWS#5T/B7					
IOA25	D20	IO DIFFIO_T49p_DQS7/B7					
IOA22	C19	IO DIFFIO_T47n_DQS7/B7					
IOA18	C17	IO DIFFIO_T47p/B7					
IOA19	D17	IO DIFFIO_T46n_PADD3_DQS7/B7					
IOA4	A19	IO DIFFIO_T46p_PADD4_DQS2T/CQ2T_DPCLK8/B7					
IOA5	B19	IO DIFFIO_T45n_PADD5_DQS7/B7					
IOA2	A18	IO DIFFIO_T45p_PADD6_DQS7/B7					
IOA3	B18	IO DIFFIO_T44n_PADD7/B7					
IOA31	G20	IO DIFFIO_T44p_PADD8_DQS7/B7					
IOA30	G21	IO DIFFIO_T43n/B7					
IOA29	H19	IO DIFFIO_T43p/B7					
IOA28	J19	IO DIFFIO_T42n/B7					
IOA28	J19	IO DIFFIO_T42p/B7					
IOA59	G19	IO DIFFIO_T40n/B7					
IOA58	H18	IO DIFFIO_T40p/B7					
IOA61	H16	IO DIFFIO_T40n/B7					
IOA60	H17	IO DIFFIO_T39n/B7					
IOA53	F17	IO DIFFIO_T39p/B7					
IOA52	E17	IO DIFFIO_T38n/B7					
IOA56	J16	IO DIFFIO_T38p_DQS7/B7					
IOA57	H16	IO DIFFIO_T37p/B7					
IOA14	D16	IO DIFFIO_T36n_PADD9_DQS7/B7					
IOA15	D16	IO DIFFIO_T36p_PADD10/B7					
IOA16	A17	IO DIFFIO_T35n_PADD11_DQS7/B7					
IOA17	B17	IO DIFFIO_T35p_PADD12_DQS4T/CQ5T_DPCLK9/B7					
IOA17	B17	IO DIFFIO_T34n/B7					
IOA17	B17	IO DIFFIO_T33n/B7					
IOA17	B17	IO DIFFIO_T33p_DMS7/BWS#5T/B7					
IOA0	C15	IO DIFFIO_T32n_PADD13/B7					
IOA1	D15	IO DIFFIO_T32p_PADD14_DQ3T/B7					
IO/B7	B25	IO/B7					
IO_DQS7/B7	C21	IO_DQS7/B7					
IO/B7	J17	IO/B7					
IO_RUP4/B7	F19	IO_RUP4/B7					
IO_RDN4/B7	E19	IO_RDN4/B7					
IO_DIFFIO_T61n/B7 bankdif	C26	IO_DIFFIO_T61n/B7 bankdif					
IO_DIFFIO_T5n/B7 bankdif	D25	IO_DIFFIO_T5n/B7 bankdif					
IO_DIFFIO_T55p/B7 bankdif	D24	IO_DIFFIO_T55p/B7 bankdif					
IO_DIFFIO_T48n/B7 bankdif	E24	IO_DIFFIO_T48n/B7 bankdif					
IO_DIFFIO_T48p/B7 bankdif	E25	IO_DIFFIO_T48p/B7 bankdif					
IO_DIFFIO_T41n/B7 bankdif	H21	IO_DIFFIO_T41n/B7 bankdif					
IO_DIFFIO_T41p/B7 bankdif	G22	IO_DIFFIO_T41p/B7 bankdif					
IO_VREFB7N0/B7	F22	IO_VREFB7N0/B7					
IO_VREFB7N1/B7	G17	IO_VREFB7N1/B7					
IO_VREFB7N2/B7	G15	IO_VREFB7N2/B7					
IO_VREFB7N0/B7	A16	IO_VREFB7N0/B7					
IO_VREFB7N1/B7	A20	IO_VREFB7N1/B7					
IO_VREFB7N2/B7	A24	IO_VREFB7N2/B7					
VCCIO7	A27	VCCIO7					
VCCIO7	E16	VCCIO7					
VCCIO7	E20	VCCIO7					
VCCIO7	E23	VCCIO7					
VCCIO7	H18	VCCIO7					
IO_DIFFIO_T34p/B7/VCCIO7 (*)	J15	IO_DIFFIO_T34p/B7/VCCIO7 (*)					








(*) NOTICE
CE30/CE40: Power
CE115 : User I/O



		Altera Cyclone IV E F780 FPGA Board	
		DOC. No.	ACM-205
Date:	17-Jun-2013	File:	ACM205B_FPGA1.sch
	11:14:57	Sheet	2 of 4



Bank Group B



Bank Group D



(*) NOTICE
CE30/CE40: Power
CE115 : User I/O

HUMAN DATA

HuMANDATA LTD.
 OSAKA JAPAN
 www.hdl.co.jp/en/(Global)
 www.hdl.co.jp/(Japan)

Altera Cyclone IV E F780 FPGA Board


DOC. No. ACM-205

Date: 17-Jun-2013 11:14:57

File: ACM205B_FPGA2.sch

Sheet 3 of 4

ACM205R1-SCH-B.pdf



Bank Group C

DDR A0	M8	A0	DQ0	G8	DDR DQ0
DDR A1	M3	A1	DQ1	G2	DDR DQ1
DDR A2	M7	A2	DQ2	H7	DDR DQ2
DDR A3	N2	A3	DQ3	H3	DDR DQ3
DDR A4	N8	A4	DQ4	H9	DDR DQ4
DDR A5	N3	A5	DQ5	F1	DDR DQ5
DDR A6	N7	A6	DQ6	F9	DDR DQ6
DDR A7	P2	A7	DQ7	C8	DDR DQ7
DDR A8	P8	A8	DQ8	C2	DDR DQ8
DDR A9	P3	A9	DQ9	F7	DDR DQ9
DDR A10	M2	A10	DQ10	D7	DDR DQ10
DDR A11	P7	A11	DQ11	D3	DDR DQ11
DDR A12	R2	A12	DQ12	D1	DDR DQ12
DDR A13	R8	A13	DQ13	D9	DDR DQ13
			DQ14	B1	DDR DQ14
			DQ15	B9	DDR DQ15

(*) NOTICE
 CE30/CE40: Power
 CE115 : User I/O



HuMANDATA LTD.
 OSAKA JAPAN
[www.hdl.co.jp/en/\(Global\)](http://www.hdl.co.jp/en/(Global))
[www.hdl.co.jp/\(Japan\)](http://www.hdl.co.jp/(Japan))

Altera Cyclone IV E F780 FPGA Board

DOC. No. ACM-205

B

Date: 17-Jun-2013 11:14:57

File: ACM205B_FPGA3.sch

Sheet 4 of 4