










A
B
C
D

A
B
C
D





FPGA








H11	GND	H14	GND
J10	GND	H19	GND
K11	GND	H22	GND
K12	GND	H25	GND
L12	GND	H26	GND
M11	GND	H4	GND
J12	GND	H9	GND
A10	GND	J1	GND
A15	GND	J11	GND
A20	GND	J16	GND
A22	GND	J20	GND
A23	GND	J21	GND
A24	GND	J22	GND
A25	GND	J23	GND
T8	GND	J24	GND
A5	GND	J6	GND
AA10	GND	K13	GND
AA20	GND	K18	GND
AA22	GND	K25	GND
AA23	GND	K26	GND
AA24	GND	K3	GND
AA5	GND	K8	GND
AB2	GND	L10	GND
AB22	GND	L15	GND
AB25	GND	L20	GND
AB26	GND	L23	GND
AB7	GND	L24	GND
AC14	GND	L5	GND
AC19	GND	M12	GND
AC22	GND	M17	GND
AC23	GND	M2	GND
AC24	GND	M20	GND
AC4	GND	M25	GND
AC9	GND	M26	GND
AD1	GND	M7	GND
AD11	GND	N14	GND
AD16	GND	N19	GND
AD21	GND	N20	GND
AD22	GND	N23	GND
AD25	GND	N24	GND
AD26	GND	N4	GND
AD6	GND	N9	GND
AE13	GND	P1	GND
AE18	GND	P16	GND
AE20	GND	P25	GND
AE21	GND	P6	GND
AE22	GND	R13	GND
AE23	GND	R18	GND
AE24	GND	R20	GND
AE3	GND	R23	GND
AE8	GND	R24	GND
AF10	GND	R8	GND
AF15	GND	T10	GND
AF20	GND	T15	GND
AF24	GND	T20	GND
AF25	GND	T25	GND
AF5	GND	T26	GND
B12	GND	U12	GND
B17	GND	U17	GND
B2	GND	U20	GND
B20	GND	U23	GND
B21	GND	U24	GND
B22	GND	U7	GND
B25	GND	V14	GND
B26	GND	V19	GND
B7	GND	V20	GND
C14	GND	V21	GND
C19	GND	V22	GND
C22	GND	V23	GND
C23	GND	V24	GND
C24	GND	V26	GND
C4	GND	V4	GND
D1	GND	V9	GND
D21	GND	W1	GND
D22	GND	W11	GND
D25	GND	W21	GND
D26	GND	W22	GND
E13	GND	W23	GND
E22	GND	W24	GND
E23	GND	W6	GND
E24	GND	Y22	GND
E3	GND	Y26	GND
F10	GND	Y8	GND
F20	GND	B23	GND
F22	GND	B24	GND
F25	GND	D23	GND
F26	GND	D24	GND
G12	GND	AD4	GND
G17	GND	W4	GND
G2	GND	G7	GND
G21	GND	J7	GND
G22	GND		
G23	GND		
G24	GND		

ADCGND

HUMAN DATA
 HuMANDATA LTD.
www.hdl.co.jp/ (Japan)
www2.hdl.co.jp/en/ (Global)

DSN:	TITLE: Intel Cyclone 10 GX F672 FPGA Board
DOC. No:	ACM-115L
FILE: POWER.SchDoc	DATE: 2019/12/24 17:28:52
Sheet:	D / 6



MGT_TXP0	MGT_TXP0
MGT_TXN0	MGT_TXN0
MGT_RXP0	MGT_RXP0
MGT_RXN0	MGT_RXN0
MGT_TXP1	MGT_TXP1
MGT_TXN1	MGT_TXN1
MGT_RXP1	MGT_RXP1
MGT_RXN1	MGT_RXN1
PEN_N3	PEN_N3








IOA[0..63]	IOA[0..63]
CLK_EXAP	EXCLK_AP
CLK_EXAN	EXCLK_AN
GCLK100A	GCLK100A
GCLK100J	GCLK100J
XNCONFIG	XNCONFIG
CLKUSR_100M	CLKUSR_100M

FPGAG	
EXCLK_AN	AC5
EXCLK_AP	AD5
	Y14
GCLK100A	AA14
IOA21	AC7
IOA20	AC6
IOA9	W15
IOA8	Y15
IOA23	AE5
IOA22	AE4
IOA63	AD9
IOA62	AE9
IOA55	AD7
IOA54	AE7
IOA31	AF4
IOA30	AF3
IOA29	AE6
IOA28	AF6
IOA27	AF8
IOA26	AF7
IOA53	AC8
IOA52	AD8
IOA43	AC10
IOA42	AD10
IOA25	AB6
IOA24	AB5
	AB10
	AB9
IOA13	AD13
IOA12	AD12
PSW	AB14
ASW	AB13
IOA15	AB11
IOA14	AC11
	AC13
	AC12
IOA51	AA9
IOA50	AB8
DBG_RXD	W9
DBG_TXD	W8
IOA11	AA13
IOA10	AA12
IOA1	AA1
ULED1	AA8
ULED2	AA7
IOA19	W10
IOA18	Y9
IOA17	AA11
IOA16	Y10
VRFA	V15
	VREFB2AN0/2A
	VCCIO2A
	VCCIO2A
	VCCIO2A








FPGAF	
AC18	IO_CLK_2J_1n_LVDS2J_12n_CDR-Yes_DQ4/2J
AD18	IO_CLK_2J_1p_LVDS2J_12p_CDR-Yes_DQ4/2J
AE19	IO_CLK_2J_0n_LVDS2J_13n_CDR-No_DQ5/2J
AF19	IO_CLK_2J_0p_LVDS2J_13p_CDR-No_DQ5/2J
IOA5	AA19
IOA4	AB19
IOA45	AF17
IOA44	AF18
W18	IO_LVDS2J_1n_CDR-No_DQ4/2J
W19	IO_LVDS2J_1p_CDR-No_DQ4/2J
Y21	IO_LVDS2J_2n_CDR-Yes_DQ4/2J
AA21	IO_LVDS2J_2p_CDR-Yes_DQ4/2J
Y19	IO_LVDS2J_3n_CDR-No_DQ4/2J
Y20	IO_LVDS2J_3p_CDR-No_DQ4/2J
W17	IO_LVDS2J_4n_CDR-Yes_DQ4/2J
Y17	IO_LVDS2J_4p_CDR-Yes_DQ4/2J
AA17	IO_LVDS2J_5n_CDR-No_DQ4/2J
AB16	IO_LVDS2J_5p_CDR-No_DQ4/2J
Y16	IO_LVDS2J_6n_CDR-Yes_DQ5n4/CQn4/2J
AA16	IO_LVDS2J_6p_CDR-Yes_DQ5n4/CQ4/2J
AB20	IO_LVDS2J_7n_CDR-No_DQ4/2J
AB21	IO_LVDS2J_7p_CDR-No_DQ4/2J
AC20	IO_LVDS2J_8n_CDR-Yes_DQ4/2J
AC21	IO_LVDS2J_8p_CDR-Yes_DQ4/2J
AA18	IO_LVDS2J_9n_CDR-No_DQ4/2J
AB18	IO_LVDS2J_9p_CDR-No_DQ4/2J
AD19	IO_LVDS2J_11n_CDR-No_DQ4/2J
AD20	IO_RZQ_2J_LVDS2J_11p_CDR-No_DQ4/2J
AB15	IO_LVDS2J_14n_CDR-Yes_DQ5/2J
AC15	IO_LVDS2J_14p_CDR-Yes_DQ5/2J
AD17	IO_LVDS2J_16n_CDR-Yes_DQ5/2J
AE17	IO_LVDS2J_16p_CDR-Yes_DQ5/2J
AC16	IO_LVDS2J_17n_CDR-No_DQ5/2J
AC17	IO_LVDS2J_17p_CDR-No_DQ5/2J
AE16	IO_LVDS2J_18n_CDR-Yes_DQ5n5/CQn5/2J
AF16	IO_LVDS2J_18p_CDR-Yes_DQ5n5/CQ5/2J
AE10	IO_LVDS2J_19n_CDR-No_DQ5/2J
AF9	IO_LVDS2J_19p_CDR-No_DQ5/2J
AF12	IO_LVDS2J_20n_CDR-Yes_DQ5/2J
AF11	IO_LVDS2J_20p_CDR-Yes_DQ5/2J
AE15	IO_LVDS2J_21n_CDR-No_DQ5/2J
AE14	IO_LVDS2J_21p_CDR-No_DQ5/2J
AD15	IO_LVDS2J_22n_CDR-Yes_DQ5/2J
AD14	IO_LVDS2J_22p_CDR-Yes_DQ5/2J
AE12	IO_LVDS2J_23n_CDR-No_DQ5/2J
AE11	IO_LVDS2J_23p_CDR-No_DQ5/2J
AF13	IO_LVDS2J_24n_CDR-Yes_DQ5/2J
AF14	IO_LVDS2J_24p_CDR-Yes_DQ5/2J
VRFA	V17
	VREFB2JN0/2J
VCCIO2J	V18
VCCIO2J	W16
VCCIO2J	AB17



OFF = HIGH:AS
ON = LOW:PS(JTAG)







DSN:	TITLE: Intel Cyclone 10 GX F672 FPGA Board
DOC. No:	ACM-115L
FILE: IOA.SchDoc	DATE: 2019/12/24 17:28:52
Sheet: 4 / 6	




ACM115LR1-SCH-D.pdf



DSN:	TITLE: Intel Cyclone 10 GX F672 FPGA Board
DOC. No:	ACM-115L
FILE: IOB.SchDoc	DATE: 2019/12/24 17:28:52
Sheet:	5 / 6






DDR_A0	K3	A0
DDR_A1	L7	A1
DDR_A2	L3	A2
DDR_A3	K2	A3
DDR_A4	L8	A4
DDR_A5	L2	A5
DDR_A6	M8	A6
DDR_A7	M2	A7
DDR_A8	N8	A8
DDR_A9	M3	A9
DDR_A10	H7	A10
DDR_A11	M7	A10/AP
DDR_A12	K7	A12/BC#
DDR_A13	N3	A13
DDR_A14	N7	A14
DDR_A15	J7	A15
DDR_BA0	J2	BA0
DDR_BA1	K8	BA1
DDR_BA2	J3	BA2
DDR_RAS	F3	RAS#
DDR_CAS	G3	CAS#
DDR_WE	H3	WE#
DDR_CK_P	F7	CK
DDR_CK_N	G7	CK#
DDR_CKE	G9	CKE
DDR_RESET	N2	RESET#
DDR_ODT	G1	ODT
	H2	CS#



N7	NC
N6	NC
M9	NC
M18	NC
L7	NC
L6	NC
L9	NC
K7	NC
K6	NC
K14	NC
K14	NC
J9	NC
J8	NC
H7	NC
H21	NC
H20	NC
H16	NC
H15	NC
H14	NC
F13	NC
F12	NC
F11	NC
E6	NC
E5	NC
E3	NC
E2	NC
E1	NC
D10	NC
D9	NC
D8	NC
D7	NC
D6	NC
D5	NC
D4	NC
D3	NC
D2	NC
D1	NC
C13	NC
C12	NC
C11	NC
C10	NC
C9	NC
C8	NC
C7	NC
C6	NC
C5	NC
C4	NC
C3	NC
C2	NC
C1	NC
B7	DNU
B6	DNU
B5	DNU
B4	DNU
B3	DNU
B2	DNU
B1	DNU
A21	DNU

DDR_SYSCLK_N	C18	IO_CLK_2K_In_LVDS2K_12n_CDR-Yes_DQ2/2K
DDR_SYSCLK_P	B18	IO_CLK_2K_1p_LVDS2K_12p_CDR-Yes_DQ2/2K
DDR_A11	C16	IO_CLK_2K_0n_LVDS2K_13n_CDR-No_DQ3/2K
DDR_A10	C17	IO_CLK_2K_0p_LVDS2K_13p_CDR-No_DQ3/2K
DDR_A14	E20	IO_PLL_2K_CLKOUT1n_LVDS2K_10n_CDR-Yes_DQ2/2K
DDR_A13	D20	IO_PLL_2K_CLKOUT1p_PLL_2K_CLKOUT1_PLL_2K_FB1_LVDS2K_10p_CDR-Yes_DQ2/2K
DDR_A7	B16	IO_PLL_2K_CLKOUT0n_LVDS2K_15n_CDR-No_DQ3/2K
DDR_A6	A16	IO_PLL_2K_CLKOUT0p_PLL_2K_CLKOUT0_PLL_2K_FB0_LVDS2K_15p_CDR-No_DQ3/2K

DDR_DQ3	H18	IO_LVDS2K_1n_CDR-No_DQ2/2K
DDR_DQ1	G18	IO_LVDS2K_1p_CDR-No_DQ2/2K
DDR_DM	F16	IO_LVDS2K_2n_CDR-Yes_DQ2/2K
DDR_DQ4	E16	IO_LVDS2K_2p_CDR-Yes_DQ2/2K
DDR_DQ0	F17	IO_LVDS2K_3n_CDR-No_DQ2/2K
DDR_LDQS_N	E17	IO_LVDS2K_3p_CDR-No_DQ2/2K
DDR_LDQS_P	G20	IO_LVDS2K_4n_CDR-Yes_DQ2/2K
DDR_DQ2	F18	IO_LVDS2K_4p_CDR-Yes_DQ2/2K
DDR_DQ5	F19	IO_LVDS2K_5n_CDR-No_DQ2/2K
DDR_DQ7	E14	IO_LVDS2K_5p_CDR-No_DQ2/2K
DDR_DQ6	E15	IO_LVDS2K_6n_CDR-Yes_DQSn2/CQn2/2K
DDR_BA2	C20	IO_LVDS2K_6p_CDR-Yes_DQS2/CQ2/2K
DDR_BA1	C21	IO_LVDS2K_7n_CDR-No_DQ2/2K
DDR_BA0	E19	IO_LVDS2K_7p_CDR-No_DQ2/2K
DDR_CAS	D19	IO_LVDS2K_8n_CDR-Yes_DQ2/2K
DDR_RAS	D17	IO_LVDS2K_8p_CDR-Yes_DQ2/2K
DDR_A15	D18	IO_LVDS2K_9p_CDR-No_DQ2/2K
DDR_A12	F21	IO_LVDS2K_11n_CDR-No_DQ2/2K
DDR_A9	E21	IO_RZQ_2K_LVDS2K_11p_CDR-No_DQ2/2K
DDR_A8	D14	IO_LVDS2K_14n_CDR-Yes_DQ3/2K
DDR_A5	A17	IO_LVDS2K_14p_CDR-Yes_DQ3/2K
DDR_A4	A18	IO_LVDS2K_16n_CDR-Yes_DQ3/2K
DDR_A3	C15	IO_LVDS2K_16p_CDR-Yes_DQ3/2K
DDR_A2	B15	IO_LVDS2K_17n_CDR-No_DQ3/2K
DDR_A1	B19	IO_LVDS2K_17p_CDR-No_DQ3/2K
DDR_A0	A19	IO_LVDS2K_18n_CDR-Yes_DQSn3/CQn3/2K
	D13	IO_LVDS2K_18p_CDR-Yes_DQS3/CQ3/2K
	D12	IO_LVDS2K_19n_CDR-No_DQ3/2K
DDR_CK_N	C13	IO_LVDS2K_19p_CDR-No_DQ3/2K
DDR_CK_P	B13	IO_LVDS2K_20p_CDR-Yes_DQ3/2K
DDR_CKE	B14	IO_LVDS2K_20p_CDR-Yes_DQ3/2K
DDR_ODT	A14	IO_LVDS2K_21n_CDR-No_DQ3/2K
	A13	IO_LVDS2K_21p_CDR-No_DQ3/2K
	A12	IO_LVDS2K_22n_CDR-Yes_DQ3/2K
	C12	IO_LVDS2K_22p_CDR-Yes_DQ3/2K
DDR_RESET	C11	IO_LVDS2K_23n_CDR-No_DQ3/2K
DDR_WE	B11	IO_LVDS2K_23p_CDR-No_DQ3/2K
	A11	IO_LVDS2K_24n_CDR-Yes_DQ3/2K
	A11	IO_LVDS2K_24p_CDR-Yes_DQ3/2K



CY10GX_105_150_220_F672

ACM115LR1-SCH-D.pdf



DSN:	TITLE: Intel Cyclone 10 GX F672 FPGA Board	
DOC. No:	ACM-115L	D
FILE: Memory.sch	DATE: 2019/12/24 17:28:52	Sheet: 6 / 6