


IOA40 to IOA47 are
 parallely connected to ADC Pins








ACM030R1-SCH-A.pdf



DSN:	TITLE: Altera MAX 10 FPGA board
DOC. No: ACM-030	A
FILE: ACM030A.sch	DATE: 28-May-2015 11:09:41
Sheet: 1 / 4	V5.20150107

V12 V12
 V25 V25
 V33A V33A
 VIO(B) VIO(B)
 GND GND


IOA[0..49] IOA[0..49]



ACM030R1-SCH-A.pdf



DSN:	TITLE: Altera MAX 10 FPGA board
DOC. No: ACM-030	A
FILE: ADC.sch	DATE: 28-May-2015 11:09:42
Sheet: 2 / 4	V5.20150107



DSN:	TITLE: Altera MAX 10 FPGA board
DOC. No: ACM-030	A
FILE: IOA.sch	DATE: 28-May-2015 11:09:41
Sheet: 3 / 4	V5.20150107

