



# Bank Group A(3.3V)

A





D











1

2

3






4

5

6

7

8



5CEFA7/9F31C8N

FPGA 11

5CEFA7/9F31C8N

FPGA 12

5CEFA7/9F31C8N



5CEFA7/9F31C8N


5CEFA7/9F31C8N

5CEFA7/9F31C8N




5CEFA7/9F31C8N


A




B



C






D



Power sense point
GND 11   GND
2
3   V11
4   V15
5   V25AUX
6   VDCRT
7   VCCPDB
8   VDDRREF
9
10

FPGA\_10

VCC	J5
VCC	L5
VCC	M6
VCC	M13
VCC	M15
VCC	M17
VCC	M19
VCC	N5
VCC	N14
VCC	N16
VCC	N18
VCC	P13
VCC	P15
VCC	P17
VCC	P19
VCC	RS
VCC	R14
VCC	R16
VCC	R18
VCC	T6
VCC	T13
VCC	T15
VCC	T17
VCC	T19
VCC	U5
VCC	U14
VCC	U16
VCC	U18
VCC	U20
VCC	V13
VCC	V15
VCC	V17
VCC	V19
VCC	W5
VCC	W14
VCC	W16
VCC	W18
VCC	W20
VCC	Y6
VCC	AA5
VCC	AC5
VCC	AD6



SCEFA7/9F31C8N

ACM028R1-SCH-B.pdf

**HUMAN DATA**  
HuMANDATA LTD.  
www.hdl.co.jp

DSN:

TITLE: Altera Cyclone V F31 FPGA board

DOC. No:

**ACM-028****B**

FILE: POWER.SchDoc DATE: 2017/01/24 10:29:25 Sheet: 8 / 8

V5.20150107