



V50  
V33  
V12  
GND









[POWER]




TPG1  
TPC2




[DONE]




[OPTION]



[AWAKE]



Lo=ON



Hi=ON

[ON:CN1  
OFF:USB]



2008/05/27

HuMANDATA LTD.  
OSAKA JAPAN  
www.hdl.co.jp

FPGA トレーナ

DOC. No.

EDX-005

B1

Date: 27-May-2008

11:15:42

File: EDX005B.sch

Sheet 1 of 2

V50 | V50  
 V33 | V33  
 V12 | V12  
 GND | GND

