
















XCM017R1-SCH-A1.pdf



HuMANDATA LTD. OSAKA JAPAN www.hdl.co.jp/en/(Global) www.hdl.co.jp/(Japan)		Virtex5 LX30T/50T FFG665 FPGA Board	
DOC. No.	XCM-017		
Date:	24-Sep-2010 15:16:59	File:	XCM017A.sch
		Sheet	1 of 4



SDRAM



BANK-A (3.3V)









XCM017R1-SCH-A1.pdf












		Virtex5 LX30T/50T FFG665 FPGA Board	
HuMANDATA LTD. OSAKA JAPAN www.hdl.co.jp/en/ (Global) www.hdl.co.jp/ (Japan)		Date:	24-Sep-2010 15:16:59
Date: 24-Sep-2010 15:16:59		File:	X5IOA.sch
		Sheet	2 of 4

V10 V10
 V25 V25
 V33A V33A
 VIO(B) VIO(B)
 GND GND
 VREF VREF

IOB(0..49) IOB(0..49)
 CLK EXBP0 CLK EXBP0
 CLK EXBN0 CLK EXBN0
 CLK EXBP1 CLK EXBP1
 CLK EXBN1 CLK EXBN1
 GCLK 2 GCLK 2
 GCLK C GCLK C



BANK-B



XCM017R1-SCH-A1.pdf