






V33A	V33A
V10/B1	V33B1
V20	V25
V25A	V25A
V25GND	V25GND
V12	V12
V12D	V12D
V12XIN	V12XIN
V12XIN	V12XIN
V18	V18
V18REF	V18REF
VSB1	VSB1
VSB2	VSB2
GND	GND

30M_CLK3	30M_CLK3
30M_CLK3	30M_CLK3
GXB_TX3P	GXB_TX3P
GXB_TX3N	GXB_TX3N
GXB_RX3P	GXB_RX3P
GXB_RX3N	GXB_RX3N
GXB_TX0P	GXB_TX0P
GXB_TX0N	GXB_TX0N
GXB_RX0P	GXB_RX0P
GXB_RX0N	GXB_RX0N



LEFT EDGE for HI-SPEED TRASCEIVER

BOTTOM EDGE [BANK 3/4] for DDR2 SDRAM

		ALTERA Cyclone IV GX F484 FPGA board	
Date: 10-May-2012	15:14:52	File: FPGA2.sch	Sheet 3 of 3