





A





B



CNA		CNB	
V33A	1	VIO(B)	1
3V3	2	VIO(B)	2
3V3	3	5V	3
5V	4	5V	4
GND	5	GND	5
GND	6	GND	6
IOA0	7	IOB0	7
IOA1	8	IOB1	8
IOA2	9	IOB2	9
IOA3	10	IOB3	10
IOA4	11	IOB4	11
IOA5	12	IOB5	12
IOA6	13	IOB6	13
IOA7	14	IOB7	14
GND	15	GND	15
GND	16	GND	16
IOA8	17	IOB8	17
IOA9	18	IOB9	18
IOA10	19	IOB10	19
IOA11	20	IOB11	20
IOA12	21	IOB12	21
IOA13	22	IOB13	22
IOA14	23	IOB14	23
IOA15	24	IOB15	24
GND	25	GND	25
GND	26	GND	26
IOA16	27	IOB16	27
IOA17	28	IOB17	28
IOA18	29	IOB18	29
IOA19	30	IOB19	30
IOA20	31	IOB20	31
IOA21	32	IOB21	32
IOA22	33	IOB22	33
IOA23	34	IOB23	34
GND	35	GND	35
GND	36	GND	36
IOA24	37	IOB24	37
IOA25	38	IOB25	38
IOA26	39	IOB26	39
IOA27	40	IOB27	40
IOA28	41	IOB28	41
IOA29	42	IOB29	42
IOA30	43	IOB30	43
IOA31	44	IOB31	44
GND	45	GND	45
GND	46	GND	46
IOA32	47	IOB32	47
IOA33	48	IOB33	48
IOA34	49	IOB34	49
IOA35	50	IOB35	50
IOA36	51	IOB36	51
IOA37	52	IOB37	52
IOA38	53	IOB38	53
IOA39	54	IOB39	54
GND	55	GND	55
GND	56	GND	56
IOA40	57	IOB40	57
IOA41	58	IOB41	58
IOA42	59	IOB42	59
IOA43	60	IOB43	60
IOA44	61	IOB44	61
IOA45	62	IOB45	62
IOA46	63	IOB46	63
IOA47	64	IOB47	64
IOA48	65	IOB48	65
IOA49	66	IOB49	66

C






D




ACM033R1-SCH-A.pdf



DSN:	TITLE: Cyclone 10 LP F484 FPGA Board
DOC. No: ACM-033	A
FILE: ACM033A.SchDoc	DATE: 2017/12/12 9:30:58
Sheet: 1 / 5	V5.20150107















FPGA B	FPGA A
H3	IO_DIFFIO_L7n/B1(GND(040/016))
J5	GND(IO(080/055/040))(GND(016))
R3	IO_DIFFIO_L37n/B2(GND(040/016))
AB6	IO_DIFFIO_B8p/B3(GND(040/016))
Y15	IO_DIFFIO_B39n/B4(GND(040/016))
T20	IO_DIFFIO_R45n/B5(GND(040/016))
C18	IO_DIFFIO_T58n/B7(GND(040/016))
D8	IO_DIFFIO_T19n/B8(GND(040/016))
D7	IO_DIFFIO_T15p/B8(GND(016))
Y21	GND(IO(080/055/040/016))
U19	GND(IO(080/055/040/016))
R18	GND(IO(080/055/040/016))
J19	GND(IO(080/055/040/016))
G7	GND(IO(080/055/040/016))
F12	GND(IO(016))
H12	GND(IO(016))
H13	GND(IO(016))
J15	GND(IO(016))
K16	GND(IO(016))
L15	GND(IO(016))
N15	GND(IO(016))
R13	GND(IO(016))
R11	GND(IO(016))
R9	GND(IO(016))
P8	GND(IO(016))
H14	GND(IO(040/016))
H10	GND(IO(040/016))
H8	GND(IO(040))(GND(016))
N8	GND(IO(040/016))
R7	GND(IO(040/016))
T8	GND(IO(040/016))
T12	GND(IO(040/016))
P16	GND(IO(040/016))
L8	GND(IO(040/016))
G17	GND(IO(040/016))
M7	GND(IO(055/040/016))
F16	GND(IO(040/016))
H16	GND(IO(055/040/016))
G15	GND(IO(055/040/016))
G13	GND(IO(055/040/016))
G11	GND(IO(055/040/016))
E10	GND(IO(055/040/016))
G9	GND(IO(055/040/016))
K7	GND(IO(055/040/016))
P6	GND(IO(055/040/016))
U7	GND(IO(055/040/016))
V6	GND(IO(055/040/016))
T10	GND(IO(055/040/016))
U13	GND(IO(055/040/016))
T14	GND(IO(055/040/016))
N17	GND(IO(055/040/016))
GND	CY10_LP_F484



ACM033R1-SCH-A.pdf



HUMAN DATA
HuMANDATA LTD.
www.hdl.co.jp

DSN:	TITLE: Cyclone 10 LP F484 FPGA Board
DOC. No:	ACM-033
FILE: POWER.SchDoc	DATE: 2017/12/12 9:30:58
Sheet:	A
V5.20150107	










HUMAN DATA
HuMANDATA LTD.
www.hdl.co.jp

DSN:	TITLE: Cyclone 10 LP F484 FPGA Board
DOC. No:	ACM-033
FILE: IOA.SchDoc	DATE: 2017/12/12 9:30:58
Sheet: 3 / 5	



OFF = HIGH:AS
ON = LOW:PS(JTAG)



HUMAN DATA
HuMANDATA LTD.
www.hdl.co.jp


DSN:	TITLE: Cyclone 10 LP F484 FPGA Board
DOC. No:	ACM-033
FILE: IOB.SchDoc	DATE: 2017/12/12 9:30:58
Sheet:	4 / 5

ACM033R1-SCH-A.pdf

GCLK50B GCLK50B

FPGA E	
GCLK50B	AA11 CLK15_DIFFCLK_6p/B3
GND	AB11 CLK14_DIFFCLK_6n/B3
X AA3	IO_PLL1_CLKOUTp/B3
X AB3	IO_PLL1_CLKOUTn/B3
SDA5	W7 IO_DIFFIO_B9p/B3
SDDQ8	Y7 IO_DIFFIO_B9n/B3
SDDQ10	AA7 IO_DIFFIO_B14p/B3
SDDQ9	AB7 IO_DIFFIO_B14n/B3
SDDQ12	AA8 IO_DIFFIO_B17p/B3
SDDQ11	AB8 IO_DIFFIO_B17n/B3
SDDQ15	AA9 IO_DIFFIO_B18p/B3
SDDQ14	AB9 IO_DIFFIO_B18n/B3
SDA9	X W10 IO_DIFFIO_B23p/B3
	Y10 IO_DIFFIO_B23n/B3
SDA4	X V8 IO_DIFFIO_B13p/B3
	W8 IO_DIFFIO_B13n/B3(IO(080/055/040/016))
SDA6	V10 IO_DIFFIO_B15p/B3(IO(016))
SDDQ0	X U10 IO_DIFFIO_B15n/B3
SDDQ13	AA10 IO_DIFFIO_B24p/B3
	AB10 IO_DIFFIO_B24n/B3(IO(016))
SDA8	Y3 IO_DIFFIO_B3n/B3
SDA7	W6 IO_DIFFIO_B4p/B3
SDA11	AA5 IO_DIFFIO_B5p/B3
SDDQMU	AB5 IO_DIFFIO_B8n/B3
	V5 IO_DIFFIO_B1n/B3
SDA12	X Y6 IO/B3(IO(040/016))
	AA4 IO/B3(IO(016))
	U9 IO_DIFFIO_B12n/B3
SDCKE	X Y8 IO/B3(IO(080/055/040/016))
	V11 IO/B3(IO(055/040/016))
	V9 IO_VREFB3N1/B3
	U11 IO_VREFB3N0/B3(IO(055/016))
	Y4 IO_DIFFIO_B3p/B3(IO_VREFB(040/016))
	AB4 IO_VREFB3N2/B3(IO(016))
	AA6 IO_DIFFIO_B7n/B3(VCCIO3(040/016))
	AB2 VCCIO3
	W5 VCCIO3
	W9 VCCIO3
V33A	W11 VCCIO3

FPGA F	
GND	AA12 CLK13_DIFFCLK_7p/B4
	AB12 CLK12_DIFFCLK_7n/B4
SDCLK	T16 IO_PLL4_CLKOUTp/B4
	X R16 IO_PLL4_CLKOUTn/B4
SDDQ2	AA13 IO_DIFFIO_B32p/B4
SDDQ1	AB13 IO_DIFFIO_B32n/B4
SDDQ3	AA14 IO_DIFFIO_B35p/B4
SDDQ4	AB14 IO_DIFFIO_B35n/B4
SDCAS	W13 IO_DIFFIO_B36p/B4
SDA2	Y13 IO_DIFFIO_B36n/B4
SDDQ5	AA15 IO_DIFFIO_B37p/B4
SDDQ6	AB15 IO_DIFFIO_B37n/B4
SDDQ7	AA16 IO_DIFFIO_B40p/B4
SDDQML	AB16 IO_DIFFIO_B40n/B4
SDBA0	U14 IO_DIFFIO_B44p/B4
SDA0	V15 IO_DIFFIO_B44n/B4
SDA10	W17 IO_DIFFIO_B48p/B4
SDCS	X Y17 IO_DIFFIO_B48n/B4
SDWE	AA20 IO_DIFFIO_B49p/B4
	AB20 IO_DIFFIO_B49n/B4
SDBA1	X V13 IO_DIFFIO_B41p/B4(IO(040/016))
	V14 IO_DIFFIO_B43p/B4
SDA1	W15 IO_DIFFIO_B45p/B4
SDRAS	X T15 IO_DIFFIO_B46n/B4
SDA3	X AB18 IO/B4
	U12 IO_DIFFIO_B38p/B4
	X AA19 IO_RUP2/B4
	X AB19 IO_RDN2/B4
	X V12 IO_VREFB4N2/B4(IO(016))
	X W14 IO_DIFFIO_B41n/B4(IO_VREFB(040/016))
	X AA18 IO_VREFB4N1/B4(IO(016))
	X V16 IO_VREFB4N0/B4(IO(055))
	Y14 IO_DIFFIO_B39p/B4(VCCIO4(040/016))
	AB21 VCCIO4
	W12 VCCIO4
	W16 VCCIO4
V33A	W18 VCCIO4



DSN:	TITLE: Cyclone 10 LP F484 FPGA Board
DOC. No:	ACM-033
FILE: MEMORY.SchDoc	DATE: 2017/12/12 9:30:59
Sheet: 5 / 5	A

ACM033R1-SCH-A.pdf