











		Altera Cyclone4 F484 FPGA board	
Date: 19-Oct-2010 15:14:12	File: ACM023A.sch	Sheet 1 of 3	A1

V12 V12
V25 V25
V33A V33A
V33B V33B
V33C V33C
GND GND














IOA0_49I IOA0_49I
30M_CLK1_4I 30M_CLK1_4I
30M_CLK1_4I 30M_CLK1_4I
CLK_EXAP CLK_EXAP
CLK_EXAN CLK_EXAN
XNCONFIG XNCONFIG

EPCS16 for 55C8
EPCS64 for 75C8/115C8



		Altera Cyclone4 F484 FPGA board	
Date: 19-Oct-2010	15:14:12	File: FPGA1.sch	Sheet 2 of 3

ACM023R1-SCH-A1.pdf



These pins are connected to VREFB. You need to set them as INPUT.

		Altera Cyclone4 F484 FPGA board		
		DOC. No.	ACM-023	A1
Date:	19-Oct-2010	15:14:12	File:	FPGA2.sch
		Sheet	3	of 3