






FPGA部との接続

USB DATA[7..0]	USB DATA[7..0]
USB RNF	USB RXF
USB RD	USB RD
USB TXE	USB TXE
USB WR	USB WR
RESET	RESET


リセットIC




ACアダプタ 9.0V電源 5.0V



FPGA I/O電源 5.0V 3.3V



FPGA コア電源 5.0V 2.5V



HUMAN DATA

HuMANDATA LTD.
OSAKA JAPAN
www.hdl.co.jp

EDX-001 FPGA Trainer

DOC. No.

2

D
















Date: 9-Dec-2003

09:37:22

File: EDX_USB.sch

Sheet 2

of 3



HUMAN DATA LTD.
OSAKA JAPAN
www.hdl.co.jp

EDX-001 FPGA Trainer

Date:	9- Dec- 2003	09:37:23	File:	EDX_FPGA.Sch
Sheet	3	of	3	D