







V18	V18
V10	V10
V330	V330
GND	GND



USBIF	EDA004Z_USBIF.sch
ADBUS[0..7]	ADBUS[0..7]
ADCLK	ADCLK
XNCONF	XNCONF
XDAT0	XDAT0
XCONFDONE	DONE
USBRESET	USBRESET
USB-DET	USB-DET
SWUB	SWUB

FPGA1	EDA004Z_FPGA1.sch
IOA[0..49]	IOA[0..49]
IOB[0..49]	IOB[0..49]
CLKA	CLKA
CLKB	CLKB
XDCLK	XDCLK
XDAT0	XDAT0
XCONFDONE	DONE
USBRESET	USBRESET
ADBUS[0..7]	ADBUS[0..7]
XNCONF	XNCONF
USB-DET	USB-DET
SWUB	SWUB

FPGA2	EDA004Z_FPGA2.sch
CLKAP	CLKAP
CLKAN	CLKAN
CLKBP	CLKBP
CLKBN	CLKBN
IOA[0..49]	IOA[0..49]
IOB[0..49]	IOB[0..49]
XDCLK	XDCLK





HuMANDATA LTD.
OSAKA JAPAN
www.hdl.co.jp/en/(Global)
www.hdl.co.jp/(Japan)

Altera Cyclone III F780 USB-FPGA board Rev.2

V18 V18
 V10 V10
 V25 V25
 V330 V330
 GND GND

NET LABEL	Operation Mode									
	RS232	245 FIFO Sync	245 FIFO	ASYNCR Bit-bang	SYNCR Bit-bang	MPSSR	Fast Serial	CPU Style FIFO	Host Bus Emulation	
ADBUS0	TXD	D0	D0	D0	D0	TCK/SK	-	D0	AD0	
ADBUS1	RXD	D1	D1	D1	D1	TDI/DO	-	D1	AD1	
ADBUS2	RTS#	D2	D2	D2	D2	TDO/DI	-	D2	AD2	
ADBUS3	CTS#	D3	D3	D3	D3	TMS/CS	-	D3	AD3	
ADBUS4	DTR#	D4	D4	D4	D4	GPIOL0	-	D4	AD4	
ADBUS5	DSR#	D5	D5	D5	D5	GPIOL1	-	D5	AD5	
ADBUS6	DCD#	D6	D6	D6	D6	GPIOL2	-	D6	AD6	
ADBUS7	RI#	D7	D7	D7	D7	GPIOL3	-	D7	AD7	
ACBUS0	TXDEN	RXF#	RXF#	-	-	GPIOH0	-	CS#	A8	
ACBUS1	-	TXE#	TXE#	WRSTB#	WRSTB#	GPIOH1	-	A0	A9	
ACBUS2	-	RD#	RD#	RDSTB#	RDSTB#	GPIOH2	-	RD#	A10	
ACBUS3	RXLED#	WR#	WR#	-	-	GPIOH3	-	WR#	A11	
ACBUS4	TXLED#	SIWUA	SIWUA	SIWUA	SIWUA	GPIOH4	-	SIWUA	A12	
ACBUS5	-	CLKOUT	-	-	-	GPIOH5	-	-	A13	
ACBUS6	-	OE#	-	-	-	GPIOH6	-	-	A14	
ACBUS7	-	-	-	-	-	GPIOH7	-	-	A15	
BDBUS0	TXD	-	D0	D0	D0	TCK/SK	FSDI	D0	CS#	
BDBUS1	RXD	-	D1	D1	D1	TDI/DO	FSCLK	D1	ALE	
BDBUS2	RTS#	-	D2	D2	D2	TDO/DI	FSDO	D2	RD#	
BDBUS3	CTS#	-	D3	D3	D3	TMS/CS	FSCTS	D3	WR#	
BDBUS4	DTR#	-	D4	D4	D4	GPIOL0	-	D4	IORDY	
BDBUS5	DSR#	-	D5	D5	D5	GPIOL1	-	D5	CLKOUT	
BDBUS6	DCD#	-	D6	D6	D6	GPIOL2	-	D6	I/O0	
BDBUS7	RI#	-	D7	D7	D7	GPIOL3	-	D7	I/O1	
BCBUS0	TXDEN	-	RXF#	-	-	GPIOH0	-	CS#	-	
BCBUS1	-	-	TXE#	WRSTB#	WRSTB#	GPIOH1	-	A0	-	
BCBUS2	-	-	RD#	RDSTB#	RDSTB#	GPIOH2	-	RD#	-	
BCBUS3	RXLED#	-	WR#	-	-	GPIOH3	-	WR#	-	
BCBUS4	TXLED#	-	SIWUB	SIWUB	SIWUB	GPIOH4	SIWUB	SIWUB	-	
BCBUS5	-	-	-	-	-	GPIOH5	-	-	-	
BCBUS6	-	-	-	-	-	GPIOH6	-	-	-	
BCBUS7	PWRSVAV#	PWRSVAV#	PWRSVAV#	PWRSVAV#	PWRSVAV#	GPIOH7	PWRSVAV#	PWRSVAV#	PWRSVAV#	

HuMANDATA are not responsible for the pin function table above.
 For accurate information, please refer to FTDI's official document.




EDA004ZR2-SCH-C.pdf



HuMANDATA LTD.
 OSAKA JAPAN
 www.hdl.co.jp/en/(Global)
 www.hdl.co.jp/(Japan)

Altera Cyclone III F780 USB-FPGA board Rev.2







HuMANDATA LTD.
 OSAKA JAPAN
 www.hdl.co.jp/en/(Global)
 www.hdl.co.jp/(Japan)

Altera Cyclone III F780 USB-FPGA board Rev.2


DOC. No. EDA-004Z

V18
V10
V330
GND

IOA[0..49]
IOB[0..49]
CLKAP
CLKAN
CLKBP
CLKBN
XDCLK



R21	IO/DIFFIO_R21n/B1/NC	EL1	IO/DIFFIO_T11n/B8	U15	VCCIO7
R22	IO/DIFFIO_R22n/B1/NC	EL2	IO/DIFFIO_T12n/B8	U16	VCCIO7
R23	IO/DIFFIO_R23n/B1/NC	EL3	IO/DIFFIO_T13n/B8	U17	VCCIO7
R24	IO/DIFFIO_R24n/B1/NC	EL4	IO/DIFFIO_T14n/B8	U18	VCCIO7
R25	IO/DIFFIO_R25n/B1/NC	EL5	IO/DIFFIO_T15n/B8	U19	VCCIO7
R26	IO/DIFFIO_R26n/B1/NC	EL6	IO/DIFFIO_T16n/B8	U20	VCCIO7
R27	IO/DIFFIO_R27n/B1/NC	EL7	IO/DIFFIO_T17n/B8	U21	VCCIO7
R28	IO/DIFFIO_R28n/B1/NC	EL8	IO/DIFFIO_T18n/B8	U22	VCCIO7
R29	IO/DIFFIO_R29n/B1/NC	EL9	IO/DIFFIO_T19n/B8	U23	VCCIO7
R30	IO/DIFFIO_R30n/B1/NC	EL10	IO/DIFFIO_T20n/B8	U24	VCCIO7
R31	IO/DIFFIO_R31n/B1/NC	EL11	IO/DIFFIO_T21n/B8	U25	VCCIO7
R32	IO/DIFFIO_R32n/B1/NC	EL12	IO/DIFFIO_T22n/B8	U26	VCCIO7
R33	IO/DIFFIO_R33n/B1/NC	EL13	IO/DIFFIO_T23n/B8	U27	VCCIO7
R34	IO/DIFFIO_R34n/B1/NC	EL14	IO/DIFFIO_T24n/B8	U28	VCCIO7
R35	IO/DIFFIO_R35n/B1/NC	EL15	IO/DIFFIO_T25n/B8	U29	VCCIO7
R36	IO/DIFFIO_R36n/B1/NC	EL16	IO/DIFFIO_T26n/B8	U30	VCCIO7
R37	IO/DIFFIO_R37n/B1/NC	EL17	IO/DIFFIO_T27n/B8	U31	VCCIO7
R38	IO/DIFFIO_R38n/B1/NC	EL18	IO/DIFFIO_T28n/B8	U32	VCCIO7
R39	IO/DIFFIO_R39n/B1/NC	EL19	IO/DIFFIO_T29n/B8	U33	VCCIO7
R40	IO/DIFFIO_R40n/B1/NC	EL20	IO/DIFFIO_T30n/B8	U34	VCCIO7
R41	IO/DIFFIO_R41n/B1/NC	EL21	IO/DIFFIO_T31n/B8	U35	VCCIO7
R42	IO/DIFFIO_R42n/B1/NC	EL22	IO/DIFFIO_T32n/B8	U36	VCCIO7
R43	IO/DIFFIO_R43n/B1/NC	EL23	IO/DIFFIO_T33n/B8	U37	VCCIO7
R44	IO/DIFFIO_R44n/B1/NC	EL24	IO/DIFFIO_T34n/B8	U38	VCCIO7
R45	IO/DIFFIO_R45n/B1/NC	EL25	IO/DIFFIO_T35n/B8	U39	VCCIO7
R46	IO/DIFFIO_R46n/B1/NC	EL26	IO/DIFFIO_T36n/B8	U40	VCCIO7
R47	IO/DIFFIO_R47n/B1/NC	EL27	IO/DIFFIO_T37n/B8	U41	VCCIO7
R48	IO/DIFFIO_R48n/B1/NC	EL28	IO/DIFFIO_T38n/B8	U42	VCCIO7
R49	IO/DIFFIO_R49n/B1/NC	EL29	IO/DIFFIO_T39n/B8	U43	VCCIO7
R50	IO/DIFFIO_R50n/B1/NC	EL30	IO/DIFFIO_T40n/B8	U44	VCCIO7
R51	IO/DIFFIO_R51n/B1/NC	EL31	IO/DIFFIO_T41n/B8	U45	VCCIO7
R52	IO/DIFFIO_R52n/B1/NC	EL32	IO/DIFFIO_T42n/B8	U46	VCCIO7
R53	IO/DIFFIO_R53n/B1/NC	EL33	IO/DIFFIO_T43n/B8	U47	VCCIO7
R54	IO/DIFFIO_R54n/B1/NC	EL34	IO/DIFFIO_T44n/B8	U48	VCCIO7
R55	IO/DIFFIO_R55n/B1/NC	EL35	IO/DIFFIO_T45n/B8	U49	VCCIO7
R56	IO/DIFFIO_R56n/B1/NC	EL36	IO/DIFFIO_T46n/B8	U50	VCCIO7
R57	IO/DIFFIO_R57n/B1/NC	EL37	IO/DIFFIO_T47n/B8	U51	VCCIO7
R58	IO/DIFFIO_R58n/B1/NC	EL38	IO/DIFFIO_T48n/B8	U52	VCCIO7
R59	IO/DIFFIO_R59n/B1/NC	EL39	IO/DIFFIO_T49n/B8	U53	VCCIO7
R60	IO/DIFFIO_R60n/B1/NC	EL40	IO/DIFFIO_T50n/B8	U54	VCCIO7
R61	IO/DIFFIO_R61n/B1/NC	EL41	IO/DIFFIO_T51n/B8	U55	VCCIO7
R62	IO/DIFFIO_R62n/B1/NC	EL42	IO/DIFFIO_T52n/B8	U56	VCCIO7
R63	IO/DIFFIO_R63n/B1/NC	EL43	IO/DIFFIO_T53n/B8	U57	VCCIO7
R64	IO/DIFFIO_R64n/B1/NC	EL44	IO/DIFFIO_T54n/B8	U58	VCCIO7
R65	IO/DIFFIO_R65n/B1/NC	EL45	IO/DIFFIO_T55n/B8	U59	VCCIO7
R66	IO/DIFFIO_R66n/B1/NC	EL46	IO/DIFFIO_T56n/B8	U60	VCCIO7
R67	IO/DIFFIO_R67n/B1/NC	EL47	IO/DIFFIO_T57n/B8	U61	VCCIO7
R68	IO/DIFFIO_R68n/B1/NC	EL48	IO/DIFFIO_T58n/B8	U62	VCCIO7
R69	IO/DIFFIO_R69n/B1/NC	EL49	IO/DIFFIO_T59n/B8	U63	VCCIO7
R70	IO/DIFFIO_R70n/B1/NC	EL50	IO/DIFFIO_T60n/B8	U64	VCCIO7
R71	IO/DIFFIO_R71n/B1/NC	EL51	IO/DIFFIO_T61n/B8	U65	VCCIO7
R72	IO/DIFFIO_R72n/B1/NC	EL52	IO/DIFFIO_T62n/B8	U66	VCCIO7
R73	IO/DIFFIO_R73n/B1/NC	EL53	IO/DIFFIO_T63n/B8	U67	VCCIO7
R74	IO/DIFFIO_R74n/B1/NC	EL54	IO/DIFFIO_T64n/B8	U68	VCCIO7
R75	IO/DIFFIO_R75n/B1/NC	EL55	IO/DIFFIO_T65n/B8	U69	VCCIO7
R76	IO/DIFFIO_R76n/B1/NC	EL56	IO/DIFFIO_T66n/B8	U70	VCCIO7
R77	IO/DIFFIO_R77n/B1/NC	EL57	IO/DIFFIO_T67n/B8	U71	VCCIO7
R78	IO/DIFFIO_R78n/B1/NC	EL58	IO/DIFFIO_T68n/B8	U72	VCCIO7
R79	IO/DIFFIO_R79n/B1/NC	EL59	IO/DIFFIO_T69n/B8	U73	VCCIO7
R80	IO/DIFFIO_R80n/B1/NC	EL60	IO/DIFFIO_T70n/B8	U74	VCCIO7
R81	IO/DIFFIO_R81n/B1/NC	EL61	IO/DIFFIO_T71n/B8	U75	VCCIO7
R82	IO/DIFFIO_R82n/B1/NC	EL62	IO/DIFFIO_T72n/B8	U76	VCCIO7
R83	IO/DIFFIO_R83n/B1/NC	EL63	IO/DIFFIO_T73n/B8	U77	VCCIO7
R84	IO/DIFFIO_R84n/B1/NC	EL64	IO/DIFFIO_T74n/B8	U78	VCCIO7
R85	IO/DIFFIO_R85n/B1/NC	EL65	IO/DIFFIO_T75n/B8	U79	VCCIO7
R86	IO/DIFFIO_R86n/B1/NC	EL66	IO/DIFFIO_T76n/B8	U80	VCCIO7
R87	IO/DIFFIO_R87n/B1/NC	EL67	IO/DIFFIO_T77n/B8	U81	VCCIO7
R88	IO/DIFFIO_R88n/B1/NC	EL68	IO/DIFFIO_T78n/B8	U82	VCCIO7
R89	IO/DIFFIO_R89n/B1/NC	EL69	IO/DIFFIO_T79n/B8	U83	VCCIO7
R90	IO/DIFFIO_R90n/B1/NC	EL70	IO/DIFFIO_T80n/B8	U84	VCCIO7
R91	IO/DIFFIO_R91n/B1/NC	EL71	IO/DIFFIO_T81n/B8	U85	VCCIO7
R92	IO/DIFFIO_R92n/B1/NC	EL72	IO/DIFFIO_T82n/B8	U86	VCCIO7
R93	IO/DIFFIO_R93n/B1/NC	EL73	IO/DIFFIO_T83n/B8	U87	VCCIO7
R94	IO/DIFFIO_R94n/B1/NC	EL74	IO/DIFFIO_T84n/B8	U88	VCCIO7
R95	IO/DIFFIO_R95n/B1/NC	EL75	IO/DIFFIO_T85n/B8	U89	VCCIO7
R96	IO/DIFFIO_R96n/B1/NC	EL76	IO/DIFFIO_T86n/B8	U90	VCCIO7
R97	IO/DIFFIO_R97n/B1/NC	EL77	IO/DIFFIO_T87n/B8	U91	VCCIO7
R98	IO/DIFFIO_R98n/B1/NC	EL78	IO/DIFFIO_T88n/B8	U92	VCCIO7
R99	IO/DIFFIO_R99n/B1/NC	EL79	IO/DIFFIO_T89n/B8	U93	VCCIO7
R100	IO/DIFFIO_R100n/B1/NC	EL80	IO/DIFFIO_T90n/B8	U94	VCCIO7



HUMAN DATA
 HuMANDATA LTD.
 OSAKA JAPAN
 www.hdl.co.jp/en/(Global)
 www.hdl.co.jp/(Japan)

Altera Cyclone III F780 USB-FPGA board Rev.2

(****) These pins are connected to VCCIO. You need to set them as INPUT.