PLCC68 series are very small stamp size FPGA & CPLD Module.
They are designed to be used with 68-pin PLCC socket, so it's very convenient to utilize on universal boards.
PLCC68 series require only single 3.3V power supply. Pin assignments are same in all series. Vcco output driver supply is separated in two banks (A and B, 25 I/Os each).
These features are common for all series regardless of its FPGA/CPLD type.
|
|
|
|
Usage Example
|
|
| No | Description | FPGA / CPLD | Series | Image | Features | DOC |
|---|---|---|---|---|---|---|
| 1 | MAX II PLCC68 CPLD Module |
EPM240F100C5N (ALTERA) |
AP68-01 |
 |
  |
|
| 2 | MAX V PLCC68 CPLD Module |
5M570ZF256C5N (ALTERA) |
AP68-02 |
 |
|
|
| 3 | Cyclone III PLCC68 FPGA Module |
EP3C5U256C8N (ALTERA) |
AP68-03 |
|
|
|
| 4 | Cyclone III PLCC68 FPGA Module |
EP3C25U256C8N (ALTERA) |
AP68-04 |
|
|
|
| 5 | Spartan-6 PLCC68 FPGA Module |
XC6SLX16-2CSG225C (XILINX) |
XP68-01 |
 |
|
|
| 6 | Spartan-3AN PLCC68 FPGA Module |
XC3S200AN-4FTG256C (XILINX) |
XP68-02 |
|
|
|
| 7 | Spartan-6 PLCC68 FPGA Module |
XC6SLX45-2CSG324C (XILINX) |
XP68-03 |
|
|
|
Key Features
- 50 I/Os (4 I/Os: assigned to clock preferentially)
- 3.3 V single power supply operation (auxiliary power for FPGA/CPLD is built-in)
- Mountable on 68pin PLCC socket
- Separable VCCO (VIO(A)/VIO(B), MAX 3.3 V)
- JTAG signal (TCK, TMS, TDI, TDO) is available
- Common pin assignment for all PLCC68 series
- RoHS compliance
- MADE IN JAPAN
Application Note
[]
