









[POWER]






[FAN-PWR]







XCM501R1-SCH-C.pdf




DSN:	TITLE: KINTEX-7 FBGA676 FPGA Board	C
DOC. No:	XCM-501	
FILE: XCM501C.SchDoc	DATE: 2023/05/30 17:42:13	Sheet: 1 / 6



OFF-JTAG  
ON-SPI






Bank13/Bank16  
HR Bank





FPGA		FPGA	
IOA32	H9	IO L1P_T0_16	
IOA33	H8	IO L1N_T0_16	
IOA34	G10	IO L2P_T0_16	
IOA35	G9	IO L2N_T0_16	
IOA52	J13	IO L3P_T0_DQS_16	
IOA53	H13	IO L3N_T0_DQS_16	
IOA40	J11	IO L4P_T0_16	
IOA41	J10	IO L4N_T0_16	
IOA54	H14	IO L5P_T0_16	
IOA55	G14	IO L5N_T0_16	
IOA42	H12	IO L6P_T0_16	
IOA43	H11	IO L6N_T0_VREF_16	
IOA36	F9	IO L7P_T1_16	
IOA37	F8	IO L7N_T1_16	
IOA6	D9	IO L8P_T1_16	
IOA7	D8	IO L8N_T1_16	
IOA0	A9	IO L9P_T1_DQS_16	
IOA1	A8	IO L9N_T1_DQS_16	
IOA12	C9	IO L10P_T1_16	
IOA13	B9	IO L10N_T1_16	
IOA38	G11	IO L11P_T1_SRCC_16	
IOA39	F10	IO L11N_T1_SRCC_16	
EXCLK AP1	C12	IO L12P_T1_MRCC_16	
EXCLK AN1	D10	IO L12N_T1_MRCC_16	
GCLK50 A14	C11	IO L13P_T2_MRCC_16	
	E11	IO L13N_T2_MRCC_16	
IOA44	E11	IO L14P_T2_SRCC_16	
IOA45	D11	IO L14N_T2_SRCC_16	
IOA50	F14	IO L15P_T2_DQS_16	
IOA51	F13	IO L15N_T2_DQS_16	
IOA46	G12	IO L16P_T2_16	
IOA47	F12	IO L16N_T2_16	
IOA18	D14	IO L17P_T2_16	
IOA19	D13	IO L17N_T2_16	
IOA48	E13	IO L18P_T2_16	
IOA49	E12	IO L18N_T2_16	
IOA16	C14	IO L19P_T3_16	
IOA17	C13	IO L19N_T3_VREF_16	
IOA14	B12	IO L20P_T3_16	
IOA15	B11	IO L20N_T3_16	
IOA8	B14	IO L21P_T3_DQS_16	
IOA9	A14	IO L21N_T3_DQS_16	
IOA2	B10	IO L22P_T3_16	
IOA3	A10	IO L22N_T3_16	
IOA10	B15	IO L23P_T3_16	
IOA11	A15	IO L23N_T3_16	
IOA4	A13	IO L24P_T3_16	
IOA5	A12	IO L24N_T3_16	

FPGA		FPGA	
IOA20	K25	IO L1P_T0_13	
IOA21	K26	IO L1N_T0_13	
IOA24	R26	IO L2P_T0_13	
IOA25	P26	IO L2N_T0_13	
IOA60	M25	IO L3P_T0_DQS_13	
IOA61	L25	IO L3N_T0_DQS_13	
IOA62	P24	IO L4P_T0_13	
IOA63	N24	IO L4N_T0_13	
IOA22	N26	IO L5P_T0_13	
IOA23	M26	IO L5N_T0_13	
DBG TX	R25	IO L6P_T0_13	
DBG RX	P25	IO L6N_T0_VREF_13	
IOA26	F19	IO L7P_T1_13	
IOA27	M20	IO L7N_T1_13	
IOA58	M24	IO L8P_T1_13	
IOA59	L24	IO L8N_T1_13	
	P19	IO L9P_T1_DQS_13	
	P20	IO L9N_T1_DQS_13	
IOA28	M21	IO L10P_T1_13	
IOA29	M22	IO L10N_T1_13	
IOA56	P23	IO L11P_T1_SRCC_13	
IOA57	N23	IO L11N_T1_SRCC_13	
IOA30	N21	IO L12P_T1_MRCC_13	
IOA31	N22	IO L12N_T1_MRCC_13	
EXCLK AP0	P21	IO L13P_T2_MRCC_13	
EXCLK AN0	R22	IO L13N_T2_MRCC_13	
	R23	IO L14P_T2_SRCC_13	
	R24	IO L14N_T2_SRCC_13	
ULED2	T24	IO L15P_T2_DQS_13	
ULED3	T25	IO L15N_T2_DQS_13	
	T20	IO L16P_T2_13	
	M21	IO L16N_T2_13	
	T22	IO L17P_T2_13	
	T23	IO L17N_T2_13	
	U19	IO L18P_T2_13	
	U20	IO L18N_T2_13	
	T18	IO L19P_T3_13	
	T19	IO L19N_T3_VREF_13	
	P16	IO L20P_T3_13	
	N17	IO L20N_T3_13	
	R17	IO L21P_T3_DQS_13	
	R16	IO L21N_T3_DQS_13	
ASW	N18	IO L22P_T3_13	
PSW	M19	IO L22N_T3_13	
	L22	IO L23P_T3_13	
	T17	IO L23N_T3_13	
	R18	IO L24P_T3_13	
	P18	IO L24N_T3_13	







FPGA		FPGA	
S D0	B24	IO L1P_T0_D00_MOSI_14	
S D1	A26	IO L1N_T0_D01_DIN_14	
S D2	B22	IO L2P_T0_D02_14	
S D3	A22	IO L2N_T0_D03_14	
X PUDC	B25	IO L3P_T0_D05_PUDC_B_14	
	A23	IO L3N_T0_D05_EMCCLK_14	
	A24	IO L4P_T0_D04_14	
	D26	IO L4N_T0_D05_14	
	C26	IO L5P_T0_D06_14	
S_SELECTn	C23	IO L5N_T0_D07_14	
	C24	IO L6P_T0_FCS_B_14	
	C25	IO L6N_T0_D08_VREF_14	
	C22	IO L7P_T1_D09_14	
	B20	IO L7N_T1_D10_14	
	A21	IO L8P_T1_D11_14	
	E21	IO L8N_T1_D12_14	
	E22	IO L9P_T1_D05_14	
	C21	IO L9N_T1_D08_D13_14	
	B21	IO L10P_T1_D14_14	
	D23	IO L10N_T1_D15_14	
	D24	IO L11P_T1_SRCC_14	
	F22	IO L11N_T1_SRCC_14	
	E23	IO L12P_T1_MRCC_14	
	G22	IO L12N_T1_MRCC_14	
	F23	IO L13P_T2_MRCC_14	
	G24	IO L13N_T2_MRCC_14	
	F24	IO L14P_T2_SRCC_14	
	E25	IO L14N_T2_SRCC_14	
	D25	IO L15P_T2_DQS_DOUT_CSO_B_14	
	G25	IO L16P_T2_CSI_B_14	
	F25	IO L16N_T2_A15_D31_14	
	E26	IO L17P_T2_A14_D30_14	
	H26	IO L17N_T2_A13_D29_14	
	H27	IO L18P_T2_A12_D28_14	
	H26	IO L18N_T2_A11_D27_14	
	H21	IO L19P_T3_A10_D26_14	
	G21	IO L19N_T3_A09_D25_VREF_14	
	H23	IO L20P_T3_A08_D24_14	
	H24	IO L20N_T3_A07_D23_14	
	J21	IO L21P_T3_DQS_14	
	H22	IO L21N_T3_DQS_A06_D22_14	
	J24	IO L22P_T3_A05_D21_14	
	J25	IO L22N_T3_A04_D20_14	
	K22	IO L23P_T3_A03_D19_14	
	K23	IO L23N_T3_A02_D18_14	
	J23	IO L24P_T3_A01_D17_14	
	J23	IO L24N_T3_A00_D16_14	





XCM501R1-SCH-C.pdf




DSN:	TITLE: KINTEX-7 FBGA676 FPGA Board
DOC. No:	XCM-501
FILE: IOA_CONFIG.SchDoc	DATE: 2023/05/30 17:42:13
Sheet: 2 / 6	C









Bank12/Bank15  
HRBank



DSN:	TITLE: KINTEX-7 FBGA676 FPGA Board	C
DOC. No:	XCM-501	
FILE: IOB.SchDoc	DATE: 2023/05/30 17:42:13	Sheet: 3 / 6




FPGA		FPGA	
DDR DM0	U6	IO L1P T0_34	V11
DDR D06	U5	IO L1N T0_34	W11
DDR D02	U2	IO L12P T0_34	V8
DDR D00	U1	IO L2P T0_34	A7
DDR DQSP0	W6	IO L2N T0_34	W10
DDR DQSN0	W5	IO L3P T0_DQS_34	W9
DDR DQ1	V3	IO L3N T0_DQS_34	Y8
DDR D07	W3	IO L4P T0_34	Y7
DDR D05	U7	IO L4N T0_34	Y7
DDR D04	V6	IO L5P T0_34	Y11
DDR DQ3	V4	IO L5N T0_34	Y10
	W4	IO L6P T0_34	Y9
DDR DQ15	Y3	IO L6N T0_VREF_34	W8
DDR DQ10	Y2	IO L6N T0_VREF_34	A7
DDR DQ13	V2	IO L7P T1_34	A6
DDR DQ11	V1	IO L7N T1_34	A7
DDR DQSN1	AD8	IO L8P T1_34	A8
DDR DQ9	W1	IO L8N T1_34	A7
DDR DQ12	Y1	IO L9P T1_DQS_34	AD8
DDR D08	AB2	IO L9N T1_DQS_34	AD7
DDR DQ14	AC2	IO L10N T1_34	AC7
DDR DM1	AA3	IO L11P T1_SRCC_34	AA9
DDR RESET	AA2	IO L11N T1_SRCC_34	AA9
DDR DQ20	AA4	IO L12P T1_MRCC_34	AD9
DDR DQ16	AB4	IO L12N T1_MRCC_34	AD9
DDR DQ18	AC4	IO L13P T2_MRCC_34	AD9
DDR DQ22	AC3	IO L13N T2_MRCC_34	AD9
DDR DQSP2	AA5	IO L14P T2_SRCC_34	AD9
DDR DQSN2	AB5	IO L14N T2_SRCC_34	AD9
DDR DQ19	AB6	IO L15P T2_DQS_34	AD9
DDR DQ21	AC6	IO L15N T2_DQS_34	AD9
DDR DM2	Y6	IO L16P T2_33	AD9
DDR DQ17	Y5	IO L16N T2_33	AD9
DDR DQ23	AD6	IO L17P T2_33	AD9
DDR DQ26	AD5	IO L17N T2_33	AD9
	AD4	IO L17N T2_33	AD9
	AD3	IO L18P T2_33	AD9
	AD2	IO L18N T2_33	AD9
	AD1	IO L19P T3_34	AD9
	AD0	IO L19N T3_VREF_34	AD9
	AE1	IO L19N T3_VREF_34	AD9
	AE2	IO L20P T3_34	AD9
	AE3	IO L20N T3_34	AD9
	AE4	IO L21P T3_DQS_34	AD9
	AE5	IO L21N T3_DQS_34	AD9
	AE6	IO L22P T3_33	AD9
	AE7	IO L22N T3_33	AD9
	AE8	IO L23P T3_33	AD9
	AE9	IO L23N T3_33	AD9
	AF0	IO L24P T3_33	AD9
	AF1	IO L24N T3_33	AD9
	AF2		
	AF3		
	AF4		
	AF5		
	AF6		
	AF7		
	AF8		
	AF9		
	V12	IO 25_VRP_33	V12
	U9	IO 0_VRN_33	U9
	AA11	VCCO_33	AA11
	AA12	VCCO_33	AA12
	AA13	VCCO_33	AA13
	AA14	VCCO_33	AA14
	AA15	VCCO_33	AA15
	AA16	VCCO_33	AA16
	AA17	VCCO_33	AA17
	AA18	VCCO_33	AA18
	AA19	VCCO_33	AA19
	AA20	VCCO_33	AA20
	AA21	VCCO_33	AA21
	AA22	VCCO_33	AA22
	AA23	VCCO_33	AA23
	AA24	VCCO_33	AA24
	AA25	VCCO_33	AA25
	AA26	VCCO_33	AA26
	AA27	VCCO_33	AA27
	AA28	VCCO_33	AA28
	AA29	VCCO_33	AA29
	AA30	VCCO_33	AA30
	AA31	VCCO_33	AA31
	AA32	VCCO_33	AA32
	AA33	VCCO_33	AA33
	AA34	VCCO_33	AA34
	AA35	VCCO_33	AA35
	AA36	VCCO_33	AA36
	AA37	VCCO_33	AA37
	AA38	VCCO_33	AA38
	AA39	VCCO_33	AA39
	AA40	VCCO_33	AA40
	AA41	VCCO_33	AA41
	AA42	VCCO_33	AA42
	AA43	VCCO_33	AA43
	AA44	VCCO_33	AA44
	AA45	VCCO_33	AA45
	AA46	VCCO_33	AA46
	AA47	VCCO_33	AA47
	AA48	VCCO_33	AA48
	AA49	VCCO_33	AA49
	AA50	VCCO_33	AA50
	AA51	VCCO_33	AA51
	AA52	VCCO_33	AA52
	AA53	VCCO_33	AA53
	AA54	VCCO_33	AA54
	AA55	VCCO_33	AA55
	AA56	VCCO_33	AA56
	AA57	VCCO_33	AA57
	AA58	VCCO_33	AA58
	AA59	VCCO_33	AA59
	AA60	VCCO_33	AA60
	AA61	VCCO_33	AA61
	AA62	VCCO_33	AA62
	AA63	VCCO_33	AA63
	AA64	VCCO_33	AA64
	AA65	VCCO_33	AA65
	AA66	VCCO_33	AA66
	AA67	VCCO_33	AA67
	AA68	VCCO_33	AA68
	AA69	VCCO_33	AA69
	AA70	VCCO_33	AA70
	AA71	VCCO_33	AA71
	AA72	VCCO_33	AA72
	AA73	VCCO_33	AA73
	AA74	VCCO_33	AA74
	AA75	VCCO_33	AA75
	AA76	VCCO_33	AA76
	AA77	VCCO_33	AA77
	AA78	VCCO_33	AA78
	AA79	VCCO_33	AA79
	AA80	VCCO_33	AA80
	AA81	VCCO_33	AA81
	AA82	VCCO_33	AA82
	AA83	VCCO_33	AA83
	AA84	VCCO_33	AA84
	AA85	VCCO_33	AA85
	AA86	VCCO_33	AA86
	AA87	VCCO_33	AA87
	AA88	VCCO_33	AA88
	AA89	VCCO_33	AA89
	AA90	VCCO_33	AA90
	AA91	VCCO_33	AA91
	AA92	VCCO_33	AA92
	AA93	VCCO_33	AA93
	AA94	VCCO_33	AA94
	AA95	VCCO_33	AA95
	AA96	VCCO_33	AA96
	AA97	VCCO_33	AA97
	AA98	VCCO_33	AA98
	AA99	VCCO_33	AA99
	AA100	VCCO_33	AA100








Power sense point



1	GND
2	V10
3	V330
4	VCCOB
5	VCCOA
6	VDDR_1.35
7	VMGTAVCC_10
8	VDDRT
9	VMGTAVCCAUX_18
10	VMGTAVTT_12

TP2






FPGA	
EX XCVR CLK BP1	H6
EX XCVR CLK BN1	H5
EX XCVR CLK BP0	K6
EX XCVR CLK BN0	K5
MGT TXBP0	P2
MGT TXBN0	P1
MGT RXBP0	R4
MGT RXBN0	R3
MGT TXBP1	M2
MGT TXBN1	M1
MGT RXBP1	N4
MGT RXBN1	N3
MGT TXBP2	K2
MGT TXBN2	K1
MGT RXBP2	L4
MGT RXBN2	L3
MGT TXBP3	H2
MGT TXBN3	H1
MGT RXBP3	J4
MGT RXBN3	J3



MGT REF CLKP2	D6
MGT REF CLKN2	D5
EX XCVR CLK AN0	F5
EX XCVR CLK AP0	F6
MGT TXAP0	F2
MGT TXAN0	F1
MGT RXAP0	G4
MGT RXAN0	G3
MGT TXAP1	D2
MGT TXAN1	D1
MGT RXAP1	E4
MGT RXAN1	E3
MGT TXAP2	B2
MGT TXAN2	B1
MGT RXAP2	C4
MGT RXAN2	C3
MGT TXAP3	A4
MGT TXAN3	A3
MGT RXAP3	B6
MGT RXAN3	B5



XCM501R1-SCH-C.pdf



DSN:	TITLE: KINTEX-7 FBGA676 FPGA Board
DOC. No:	<b>XCM-501</b>
FILE: XCVR.SchDoc	DATE: 2023/05/30 17:42:13
Sheet: 6 / 6	<b>C</b>