














V12	V12
V12D	V12D
V25	V25
V25D	V25D
V33A	V33A
V33A	V33A
V33B	V33B
V33C	V33C
V33D	V33D
V33E	V33E
V33F	V33F
V33G	V33G
V33H	V33H
V33I	V33I
V33J	V33J
V33K	V33K
V33L	V33L
V33M	V33M
V33N	V33N
V33O	V33O
V33P	V33P
V33Q	V33Q
V33R	V33R
V33S	V33S
V33T	V33T
V33U	V33U
V33V	V33V
V33W	V33W
V33X	V33X
V33Y	V33Y
V33Z	V33Z
GND	GND



These pins are connected to GND or VCCINT. You need to set them as INPUT.



ACM203R3-SCH-B7.pdf	
Altera Cyclone III F484 FPGA board	
DOC. No:	<b>ACM-203</b>
B7	
FILE: ACM203B.sch	DATE: 30-Jul-2020 16:35:28
Sheet 1 / 3	

V12	V12
V12D	V12D
V25	V25
V33A	V33A
W0(B)	VIR(B)
W0(C)	VIR(C)
W0(C)	GND

IOA(0..8)	IOAD..8
IOG(0..8)	IOGD..8




CLKA	CLKA
CLKB	CLKB




XNCONF0	XNCONF0
---------	---------








CLK0	CLK0
CLK1	CLK1



These pins are connected to VCCIO. You need to set them as INPUT.



**BANK Group-A**




**ACM203R3-SCH-B7.pdf**




DSN	TITLE
	Altera Cyclone III F484 FPGA board
DOC No	<b>ACM-203</b>
	<b>B7</b>
FILE	FPGA1.sch
DATE	30-Jul-2020 16:35:29
Sheet	2 / 3

VIO(B)  
VIO(C)  
GND




These pins are connected to VCCIO. You need to set them as INPUL.



**BANK Group-B**

**BANK Group-C**



These pins are connected to VCCIO. You need to set them as INPUL.



ACM203R3-SCH-B7.pdf



DSN	TITLE	Altera Cyclone III F484 FPGA board
DOC No	<b>ACM-203</b>	<b>B7</b>
FILE: FPGA2.sch	DATE: 30-Jul-2020 16:35:29	Sheet 3 / 3