






V33 A | V33 A
 VIO(B) | VIO(B)
 V12 | V12
 V25 | V25
 GND | GND



FPGACY3	
FPGACY3.sch	
IOA0[0..49]	IOA[0..49]
IOB0[0..49]	IOB[0..49]
CLK-A	CLK-A
CLK-B	CLK-B
CLK-C	CLK-C
CLK-D	CLK-D
CLK-E	CLK-E
CLK-F	CLK-F
CLK-G	CLK-G
CLK-H	CLK-H
XNCONFIG	XNCONFIG



HuMANDATA LTD.
 OSAKA JAPAN
 www.hdl.co.jp/en/(Global)
 www.hdl.co.jp/(Japan)

Altera CycloneIII Q240 FPGA board


















DOC. No. ACM-018

D11


Date: 21-Mar-2013 10:27:29

File: ACM018D11.sch

Sheet 1 of 2



(*) These pins are connected to GND or VCCINT. You need to set them as INPUT.



HuMANDATA LTD.
 OSAKA JAPAN
 www.hdl.co.jp/en/(Global)
 www.hdl.co.jp/(Japan)

Altera CycloneIII Q240 FPGA board

DOC. No. ACM-018

D11

Date: 21-Mar-2013 10:27:30

File: FPGACY3.sch

Sheet 2 of 2